

---

High-Speed  
Memory Systems

---

Spring 2014

---

CS-590.26  
Lecture D

---

Bruce Jacob  
David Wang

---

University  
of Crete

---

SLIDE 1


# CS-590.26, Spring 2014

## ***High Speed Memory Systems: Architecture and Performance Analysis***

## ***Memory Access Protocol and Memory Controller Basics***


**Credit where credit is due:**

Slides contain original artwork (© Jacob, Wang 2005)



UNIVERSITY OF MARYLAND

# Move Data on and off



---

High-Speed  
Memory Systems

---

Spring 2014

---

CS-590.26  
Lecture D

---


Bruce Jacob  
David Wang

---

University  
of Crete

---


SLIDE 3




UNIVERSITY OF MARYLAND

# Basic Commands



- **Row Access**
- **Column Read**
- **Column Write**
- **Precharge**
- **Refresh**
- **Need other commands to manage special structures. (i.e. Write buffers, virtual channels)**





# Row Access




# Column Read




# Column Write



# Precharge




# Refresh I



## Basic Refresh Command: All Banks

\* Refresh cycle time dominated by device power consideration, not resource usage. Model is only for resource usage. In real devices, refresh cycle times take longer than  $t_{RC}$ . Getting much worse due to larger rows. Parallel refresh hitting all banks draws large current spike. Takes longer time to recover for higher density devices.




# Refresh II



Density	Bank Count	Row Count	Row Size (bits)	Row cycle time (ns)	Refresh Cycle time (ns)
256 Mbit (x8)	4	8192	8192	55	75
512 Mbit (x8)	4	16384	8192	55	105
1 Gbit (x8)	8	16384	8192	55	127.5

**Trend: Refresh getting more expensive**



**Advanced Refresh? Per Bank, Hidden?**




# A Read Cycle



# Read and Precharge




# Posted CAS




**CAS timing remains the same, but delay CAS command internally for X cycles.**


**Simplifies controller design.**




# Command Interactions




**How do DRAM command interactions look like in system context?**




# Reads to Same Rank




**Can be pipelined consecutively in  
SDRAM/DDRx SDRAM/DRDRAM  
memory systems**




# Reads to Diff. Rows of Same Bank



**Best Case:  $t_{RAS}$  already satisfied**




**Worst Case:  $t_{RAS}$  not yet satisfied**




# Read to Diff. Banks/Conflict


Two reads, second read to different bank,  
but has bank conflict.




**Support Re-ordering?**  
**If not... Best case shown above**



**If yes... Precharge ASAP**




# Read to Different Ranks





**SDRAM:  $t_{DQS} = 0$**

**DDR<sub>x</sub> SDRAM:  $t_{DQS} \geq 1$  full cycle**


**Direct RDRAM:  $t_{DQS} = 0$**




# Consecutive Writes




# Writes W/Bank Conflict




**Bank conflict to same bank: best case**




**Bank conflict to different ranks:  
No re-ordering**




# Write following Read




## Open Banks: Best Case




## Bank Conflict: Best Case




# Read following Write I




**To same rank:  
SDRAM/DDRx  
no write buffer,  
writes must  
complete before  
reads can begin.**




**D-RDRAM: has write buffer**




# Read following Write II



**To different ranks: read can proceed “immediately”, subject to data bus sharing constraint.**






# Minimum Command Distances


p r e v i o u s	n	r	b	r		Minimum scheduling distance between DRAM commands Open Page No Command Re-Ordering Best Case	Minimum scheduling distance between DRAM commands Worst Case
R	R	s	s	o	$t_{Burst}$	-	
R	R	s	s	c	$t_{Burst} + t_{RP} + t_{RCD}$	$t_{RC}$	
R	R	s	d	o	$t_{Burst}$	-	
R	R	s	d	c	$t_{CMD} + t_{RP} + t_{RCD}$	$t_{RC} - t_{Burst}$	
R	R	d	-	o	$t_{DQS} + t_{Burst}$	-	
R	R	d	-	c	$t_{CMD} + t_{RP} + t_{RCD}$	$t_{RC} - t_{Burst}$	
R	W	s	s	o	$t_{CAS} + t_{Burst} + t_{DQS} - t_{CWD}$	-	
R	W	s	s	c	$t_{Burst} + t_{RP} + t_{RCD} - t_{CWD}$	$t_{RC}$	
R	W	s	d	o	$t_{CAS} + t_{Burst} + t_{DQS} - t_{CWD}$	-	
R	W	s	d	c	$t_{CMD} + t_{RP} + t_{RCD}$	$t_{RC} - t_{Burst}$	
R	W	d	-	o	$t_{CAS} + t_{Burst} + t_{DQS} - t_{CWD}$	-	
R	W	d	-	c	$t_{CMD} + t_{RP} + t_{RCD}$	$t_{RC} - t_{Burst}$	
W	R	s	s	o	$t_{CWD} + t_{Burst} + t_{WR} - t_{CMD}$	-	
W	R	s	s	c	$t_{CWD} + t_{Burst} + t_{WR} + t_{RP} + t_{RCD} - t_{CMD}$	$t_{RC}$	
W	R	s	d	o	$t_{CWD} + t_{Burst} + t_{WR} - t_{CMD}$	-	
W	R	s	d	c	$t_{CMD} + t_{RP} + t_{RCD}$	$t_{RC} - t_{Burst}$	
W	R	d	-	o	$t_{CWD} + t_{Burst} + t_{DQS} - t_{CAS}$	-	
W	R	d	-	c	$t_{CMD} + t_{RP} + t_{RCD}$	$t_{RC} - t_{Burst}$	
W	W	s	s	o	$t_{Burst}$	-	
W	W	s	s	c	$t_{CWD} + t_{Burst} + t_{WR} + t_{RP} + t_{RCD} - t_{CMD}$	$t_{RC}$	
W	W	s	d	o	$t_{Burst}$	-	
W	W	s	d	c	$t_{CWD} + t_{RP} + t_{RCD}$	$t_{RC} - t_{Burst}$	
W	W	d	-	o	$t_{Burst}$	-	
W	W	d	-	c	$t_{CMD} + t_{RP} + t_{RCD}$	$t_{RC} - t_{Burst}$	

# Power Constraint




Current profile of a read cycle


Row Activation draws a lot of current




# Pipelined Read Cycles



**Start to pipeline DRAM commands,  
and it can get really bad**





# Dumb Solution: $t_{RRD}$ & $t_{FAW}$



$t_{RRD}$  and  $t_{FAW}$  spec'ed to keep row activation commands far apart.

Limits peak current draw, but random row access performance suffers





# Worse with Larger Rows


s

Device configuration	512 Mbit x 4	256 Mbit x 8	128 Mbit x 16
Data bus width	4	8	16
Number of banks	8	8	8
Number of rows	16384	16384	8192
Number of columns	2048	1024	1024
Row size (bits)	8192	8192	16384
$t_{RRD}$ (ns)	7.5	7.5	10
$t_{FAW}$ (ns)	37.5	37.5	50

## 1 Gbit DDR2 SDRAM Devices

**Larger Rows = longer  $t_{RRD}$  &  $t_{FAW}$**   
**Same issue as  $t_{RFC}$**

**Power consumption IS important for DRAM**




# Take a Breath


- **More than you ever wanted to know about DRAM command scheduling.**
- **DRAM commands are quite simple, but command combinations increase complexity.**
- **Minimum scheduling distances based on resource usage/availability model, but additional constraints exist. i.e. Power limit.**
- **Additional resources (i.e. write buffers, caches, virtual channels) require additional commands.**

**Now, on to Controller Basics ...**


# Seen This Before



# Reads to Diff. Rows of Same Bank




**Best Case:  $t_{RAS}$  already satisfied**





**Worst Case:  $t_{RAS}$  not yet satisfied**


**Smart controller can extract maximum performance (lowest latency + max BW)**



# Maybe Easy is Better?



**Always assume worst case.  
Simple design = Small controller  
Poor performance ? Does it matter?**



High-Speed  
Memory Systems

Spring 2014


CS-590.26  
Lecture D

Bruce Jacob  
David Wang


University  
of Crete

SLIDE 32

# What is the goal?



**Or, little of everything?**



UNIVERSITY OF MARYLAND

---

High-Speed  
Memory Systems

---

Spring 2014

---

CS-590.26  
Lecture D

---


Bruce Jacob  
David Wang

---

University  
of Crete

---

SLIDE 33




UNIVERSITY OF MARYLAND

# What's Important?

- **Row Buffer Management Policy**
- **Address Mapping Scheme**
- **System Configuration**
- **Workload Characteristics**
- **VA to PA translation?**
- **Command Re-ordering?**
- **Transaction Re-ordering?**

# Row Buffer Mgmt: Open Page




## Open Page: Keep data at sense amps

**Good: If request stream has good locality**


**Good: If request rate is fairly high, but  
not too high\***

**Bad: Harder to schedule. More corner  
cases to deal with**

**Bad: If access rate is too low, keeping  
data at sense amps eat power**



# Row Buffer Mgmt: Close Page



## Close Page: One CAS per RAS


**Good: If request stream has no locality**

**Good: If request rate is very high**


**Good: Easier to schedule (deep pipeline)**

**Bad: One CAS per RAS means high power consumption ( $t_{RRD}$  &  $t_{FAW}$ )**

**Bad: Nightmare scenario if all accesses are to same bank**



# Row Buffer Mgmt: Dynamic Page




**“Dynamic” Page: many CAS per RAS**


**Typically based on open page mechanism**

**Keep timer: If timer expires, close page**


**Keep history: If many conflicts occur,  
switch to close page policy.**




# Address Mapping




**Directs requests to different locations in DRAM Memory System.**




# Address Mapping: Open Page



**Keep cacheline  $i$  and cacheline  $i + 1$  to same bank**




# Address Mapping: Close Page




**Cacheline i and cacheline i +1 are sent to different banks**


**Why is rank id mapped to high addr range?**




# Address Mapping: Expandability I




**Different organizations, density,  
Variable number of ranks  
(use address range register)**






# Address Mapping: Expandability II


## Expandable



**Move rank Id lower, get more parallelism,  
but requires matching ranks  
(Intel 875P - “Dynamic Addressing”)**



# Bank Address Aliasing




$$C[i] = A[i] + B[i]$$

Suppose that all arrays are size  $2^k$ ;  $K > 16$


```
load C[0xE1C0000];  
load A[0xE3C0000];  
load B[0xE5C0000];
```

Bank Conflict

Or is there?




## TLB VA to PA Translation




If VA to PA translation is random

load C[0x0F1E2000];  
load A[0x1428B000];  
load B[0x2AC23000];

Random chance  
for bank conflict





# Software Solution (Offset insertion)

```
double A[SIZE + OFFSET];  
double B[SIZE + OFFSET];  
double C[SIZE + OFFSET];
```


All array elements offset by **OFFSET**

```
load C[0xE1C0000];  
load A[0xE3C2000];  
load B[0xE5C4000];
```

No bank  
conflict as  
array marches


	Copy	Scale	Add	Triad
No Offset (MB/s)	2331	2473	2584	2496
With Offset (MB/s)	2448	2474	3164	3157
Difference (MB/s)	117	1	580	661

Measured on Dell Power Edge 400SC




# Hardware Solution

**Permute physical addr before mapping to memory addr  
Retain 1:1 mapping characteristic, reduce bank conflicts  
during array marches**




W. Lin, S. Reinhardt, D. Burger, "Reducing DRAM Latencies with an Integrated Memory Hierarchy Design". 7th International Symposium on High-Performance Computer Architecture, January 2001.




Z. Zhang, Z. Zhu, X. Zhang, "Breaking Address Mapping Symmetry at Multi-levels of Memory Hierarchy to Reduce DRAM Row-buffer Conflicts", The Journal of Instruction-Level Parallelism, Vol. 3, 2002.

Z. Zhang, Z. Zhu, X. Zhang, "A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality", Proceedings of the 33rd IEEE/ACM International Symposium on Microarchitecture, Dec. 2000. pp32-41.


# Command Re-ordering





No Re-ordering : Easy to do



With Re-ordering: Gets harder, look to  
schedule opportunistically




# Transaction Re-ordering




**How many requests are in flight?  
(memory level parallelism)**


**How deep are the queues?  
Access rate? Pattern? Locality? Type?**



# Bus Trace Viewer (BTv)




164.gzip




UNIVERSITY OF MARYLAND


**Written by yours truly to look at traces.**

# 176.gcc






**bursty, lots of IFetches (L2\$ = 256KB)**







# 197.parser






# 188.ammp







# Quake 3 (random segment 0)





one frame



# SETI@HOME



# Recall



# What about MP/CMP/MT?

