

---

High-Speed  
Memory Systems

---

Spring 2014

---

CS-590.26  
Lecture B

---

Bruce Jacob  
David Wang

---

University  
of Crete

---

SLIDE 1


# CS-590.26, Spring 2014

## *High Speed Memory Systems: Architecture and Performance Analysis*





### *DRAM Device Circuits and Architecture*

**Credit where credit is due:**



Slides contain original artwork (© Jacob, Wang 2005)




# Overview




# DRAM Device Architecture




# Storage Cells



**3T1C**  
storage cell  
(original DRAM)



**1T1C**  
storage cell  
(classic DRAM)




**6T**  
storage cell  
(classic SRAM)

**DRAM: Dynamic Random Access Memory**


**How long does “memory storage” last?**

**Cell capacitance vs Leakage current**




# Storage Cell Structure I

plate capacitor




$$C = \epsilon \frac{A}{d}$$


Shrinking DRAM devices  
means reduced cross  
section (area)






above  
silicon in poly




below silicon  
surface in trench



# Storage Cell Structure II




# DRAM Array I




**8F<sup>2</sup> cell**


(F = feature size. 90nm etc)





**Polycide Bitlines**




**Unlayered  
DRAM Cell Array**



# DRAM Array II




**Note the direction of the arrows—storage via capacitance**






# DRAM Array III (folded bitline)




**2 Bitline lanes through each cell (larger cell size)**

**Cell size: typically  $8 F^2$**

**Better noise tolerance (common mode rejection)**



# DRAM Array IV (Open Bitline)




Dummy structures  
at array edges



1 Bitline lane through each cell  
Cell size: typically  $6 F^2$

Bitline pairs comes from  
different array segments


**Challenge: How to get good noise tolerance  
AND small cell size?**



# Sense Amplifier




# Array Precharge




Assert equalize, Array precharged to  $V_{ref}$  (typically  $V_{CC}/2$ )

0  $V_{ref}^-$   $V_{ref}$   $V_{ref}^+$  1

Voltage color chart





# Row Access 0





about to select this row (wordline)



timeline




# An Aside: the Sense Amp



# An Aside: the Sense Amp





# Row Access 0




about to select this row (wordline)

timeline







# Row Access I




**selected row (wordline) activated**

**timeline**





# Row Access II (sense)




**SAN and SAP control signals active**  
**lower NFet more conductive, upper PFet more conductive.**  
**Bitline pairs slammed to opposite voltage rails, then upper NFet and lower PFet shut off completely.**

0  $V_{ref}^-$   $V_{ref}$   $V_{ref}^+$  1  
 Voltage color chart





# Row Access II (Restore)




Wordline kept open, now bitline potential drives the full voltage level "1" back into cell. If the column is selected, data is driven out to rest of the world.

0  $V_{ref}^-$   $V_{ref}$   $V_{ref}^+$  1  
Voltage color chart





# Write (over old data)




Wordline is still open, input write driver drives the full voltage level "0" into cell.


0  $V_{ref}^-$   $V_{ref}$   $V_{ref}^+$  1  
Voltage color chart




# Decoders and Redundancy




**Challenge: How to get good yield and tolerate  
\*some\* defect?**



# Programmable Decoders I




standard decoder (each row has one)




spare decoder (each spare row has one)


⊗ (laser) programmable link



functionally  
equivalent to  
NOR gate with  
output that can  
be disabled by  
laser (or fuse)




functionally  
equivalent to  
NOR gate with  
inputs that can  
be selectively  
disabled



# Programmable Decoders II

4 address bits select 1 of 16 rows.




Suppose that  
row 0b0100 is  
defective.

blast it with laser


replace standard  
decoder with  
spare row decoder

blast it with laser


$$\overline{a_3} + \overline{a_2} + \overline{a_1} + \overline{a_0}$$





# Device Control Logic



**SDRAM**  
→  
**Control Logic**  
←  
**FPM**




**Remember SAN and SAP?  
Something has to control  
sequence and timing**






# Mode Register




**Modern DRAM devices (SDRAM, Direct RDRAM, DDRx SDRAM, etc. have programmable behaviour)**


**Load value from address bus with special command.**





# Data I/O




**2N Bit prefetch in DDR SDRAM devices  
4N in DDR2 SDRAM devices, and  
8N in DDR3 SDRAM devices  
Allows “core” to run at slower datarates  
while interface datarate cranks up.  
drawback - minimum burst lengths  
(loss of “randomness”)**




# SDRAM Device




Find bank 0, row 0x02F1, column 0x0EA and get an A




# SDRAM Evolution




**Micron DDR1**




**Micron DDR3**



**Hynix DDR2**




**GDDR5**




# Package and Pincount I

	2011	2014	2017	2020	2023
High Perf. physical gate length (nm)	24	18	14	10.6	8.1
High Perf. device pin count	5094	5896	6826	7902	9148
High Perf. device cost (cents/pin)	0.97	0.83	0.71	0.61	0.52
Memory device pin cost (cents/pin)	0.22 – 0.42	0.20 – 0.36	0.20 – 0.30	0.20 – 0.26	0.19 – 0.25


## 2012 ITRS Roadmap




**Package Evolution**  
(higher pin count, higher datarate)  
(higher costs, testing etc.)



# Package and Pincount II



**SDRAM “Same pinout”, except for data bus**



# Process Technology

